• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer

Test & Measurement Tips

Oscilloscopes, electronics engineering industry news, how-to EE articles and electronics resources

  • Oscilloscopes
    • Analog Oscilloscope
    • Digital Oscilloscope
    • Handheld Oscilloscope
    • Mixed-signal Oscilloscope
    • PC-based Oscilloscopes – PCO
  • Design
  • Calibration
  • Meters & Testers
  • Test Equipment
  • Suppliers
  • Video
  • EE Learning Center
    • Design Guides
      • WiFi & the IOT Design Guide
      • Microcontrollers Design Guide
      • State of the Art Inductors Design Guide
  • FAQs
You are here: Home / Test Equipment / DDR bus simulator generates BER contours

DDR bus simulator generates BER contours

September 30, 2014 By Lee Teschler Leave a Comment

Keysight Technologies, Inc. introduced the DDR Bus Simulator; the industry’s first tool to generate accurate Bit-Error-Rate (BER) contours for the JEDEC DDR memory bus specification.

The software product, which is available as a new option for Advanced Design System (ADS) 2014.11 from Keysight EEsof EDA, quickly and accurately calculates DQ and DQS eye probability density distributions and BER contours for memory interfaces. The simulator achieves this through use of statistical simulation, meaning no lengthy or time-consuming bit pattern is needed. Instead, it constructs the eye diagram from the transmitter, channel and receiver impulse responses, and from the stochastic properties of a conceptually infinite non-repeating bit pattern. Previously available tools constructed eye diagrams using precarious dual-Dirac extrapolation of a limited bit pattern from either a SPICE-like or convolutional channel simulation.

Keysight

“Individual simulations are both fast and accurate, allowing designers to run in batch mode and quickly explore the design space,” says Colin Warwick, product manager for signal integrity tools at Keysight EEsof EDA. “In addition, we offer DDR Bus Simulator Distributed Computing 8-pack licenses so users can farm out their parameter sweeps to a compute cluster for an even shorter time-to-answer.”

The ADS DDR Bus Simulator offers rigorous DQ and DQS eye calculations to arbitrarily low BER levels, including the 1E-16 contour specified by JEDEC. The simulator accounts for crosstalk and asymmetry between rising and falling transition times, and provides comprehensive timing and voltage margins between the contour and DDR4 receive mask specification.

The ADS DDR Bus Simulator allows for three IC model types: built-in, IBIS or circuit models; all of which can be “mixed and matched” in a schematic. The built-in driver and receiver contain de-emphasis and continuous-time linear equalization capabilities, respectively.

U.S. Pricing and Availability

The ADS DDR Bus Simulator and DDR Bus Simulator Distributed Computing 8-pack will be available this winter as part of the ADS 2014.11 release. Pricing is dependent on the exact configuration desired.

Keysight
www.Keysight.com

Filed Under: Test Equipment Tagged With: keysight

Reader Interactions

Leave a Reply Cancel reply

You must be logged in to post a comment.

Primary Sidebar

Current Digital Issue

A frequency you can count on There are few constants in life, but what few there are might include death, taxes, and a U.S. grid frequency that doesn’t vary by more than ±0.5 Hz. However, the certainty of the grid frequency is coming into question, thanks to the rising percentage of renewable energy sources that…

Digital Edition Back Issues

Oscilloscopes Finder

Search Millions of Parts from Thousands of Suppliers.

Search Now!
design fast globle

Subscribe to our Newsletter

Subscribe to test and measurement industry news, new oscilloscope product innovations and more.

Subscribe Today

EE TRAINING CENTER CLASSROOMS

EE Classrooms

RSS Current EDABoard.com discussions

  • Need help to choose accelerometer
  • Pic 16f877A Hex file
  • 7 segment display connections
  • finding attenuation coefficient in CST
  • Effect of variable gain amplifier and LNA on the input RF signal's phase

RSS Current Electro-Tech-Online.com Discussions

  • How to designing a battery charging indicator circuit for 18650 battery pack
  • NOR gate oscillator in LTspice not working
  • ICM7555 IC duty cycle limit at high frequency?
  • I've DESTROYED 3 piezo buttons :((((
  • led doorbell switch

Footer

EE World Online Network

  • DesignFast
  • EE World Online
  • EDABoard
  • Electro-Tech Online
  • Analog IC Tips
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips
  • Connector Tips
  • Wire and Cable Tips
  • 5G Technology World

Test & Measurement Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us
Follow us on TwitterAdd us on FacebookFollow us on YouTube Follow us on Instagram

Copyright © 2022 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy