• Skip to primary navigation
  • Skip to main content
  • Skip to primary sidebar
  • Skip to footer
  • Advertise
  • Subscribe

Test & Measurement Tips

Oscilloscopes, electronics engineering industry news, how-to EE articles and electronics resources

  • Oscilloscopes
    • Analog Oscilloscope
    • Digital Oscilloscope
    • Handheld Oscilloscope
    • Mixed-signal Oscilloscope
    • PC-based Oscilloscopes – PCO
  • Design
  • Calibration
  • Meters & Testers
  • Test Equipment
  • Learn
    • eBooks/Tech Tips
    • FAQs
    • EE Training Days
    • Learning Center
    • Tech Toolboxes
    • Webinars & Digital Events
  • Video
    • EE Videos
    • Teardown Videos
  • Resources
    • Design Guide Library
    • Digital Issues
    • Engineering Diversity & Inclusion
    • Leap Awards
    • White Papers
  • Subscribe
You are here: Home / Featured / What’s the difference between a PCIe analyzer and jammer?

What’s the difference between a PCIe analyzer and jammer?

September 25, 2023 By Jeff Shepard Leave a Comment

Protocol analyzers and jammers let you test and troubleshoot the performance of PCIe interconnects. From generation to generation, PCIe speeds double. Today’s protocols can be challenging to test and qualify. In addition, advanced applications such as the non-volatile memory express (NVMe) solid-state drive (SSD) memory protocol developed specifically for use with PCIe require sophisticated testing to ensure maximum performance. That’s where analyzers and jammers work in tandem.

This FAQ looks at how analyzers and jammers work individually and as teams, the different connectivity needs of standard vertical implementations versus horizontal PCIe implementations in high-density systems like servers, and how PCIe analyzers can work cooperatively with other analyzers to test bridges.

PCIe is designed for use with high-performance applications like servers, storage devices, graphics, and imaging. These high-performance systems must be reliable, and they must support interoperability. Those demands increase the challenge of adequately testing PCIe interfaces.

For example, NVMe enables systems to take advantage of the levels of parallelism in high-performance SSDs. Being optimized for use with PCIe reduces the I/O overhead and enables adding multiple long command queues with reduced latency.

Analyzers can provide detailed visibility into traffic flow, and they support advanced trace analysis. They use packet monitoring and recording to measure bus throughput rates and link performance. Triggering, error reporting, and analysis can help speed error identification and remediation. That’s all great for testing, but more is needed for troubleshooting. That’s where jammers come in.

A PCIe jammer is an inline error injection tool that can manipulate traffic in real-time and simulate an operational environment. Jammers can automate the implementation of predefined testing routines.

Analyzers and jammers are often supplied as matched sets. The jammer plugs between the device under test and the PCIe host system. A ribbon cable can connect the jammer to the analyzer, enabling the two pieces of equipment to work in unison. For example, the devices can cross-trigger each other, with the analyzer directing the jammer to inject an error signal and the jammer triggering the analyzer to start capturing the data stream for analysis (Figure 1).


Figure 1. A jammer is on the left in the middle and connected to the analyzer on the right with a ribbon cable. (Image: Keysight Technologies)

The analyzer is often connected to a PC where various software packages reside to control specific testing routines and present the results. Jamming scenarios can include modification, replacement, insertion, and deletion of packets in the traffic between the PCIe root complex and the device being tested. Some jammers can insert correctable, uncorrectable, and fatal errors, and they can also insert bus errors and assert or de-assert commands on the PCIe sideband bus. Testing packages are available for various testing needs like standardized reliability, accessibility, and serviceability (RAS) testing.

Not all systems use vertical PCIe connectivity. High-density systems such as servers use horizontal insertion of PCIe devices. For those systems, a standard interposer can’t be used, and a horizontal connection is needed. Analyzers are also available that can synchronize operations with other high-speed serial bus analyzers to test and validate operations across bridges (Figure 2).

Figure 2. This analyzer can synchronize its operation with other serial bus analyzers for testing bridge operation. (Image: Teledyne Lecroy)

Summary
PCIe analyzers and jammers are important pieces of test equipment to ensure robust and reliable connectivity. They need to operate in a coordinated manner to implement thorough testing and troubleshooting of PCIe systems. Some PCIe analyzers are also designed to work with other types of protocol analyzers for testing the performance of bridges.

References
PCI Express Jammer 2.5 GT/s and 5.0 GT/s, Keysight Technologies
PCIe Test Equipment, VIAVI Solutions
Protocol Analyzer / Jammer for PCI Express, Teledyne Lecroy

You may also like:


  • What is PCIe gen 6 and how do I test…

  • What is PCIe gen 6 and how do I test…

  • How modularity benefits test systems

  • Software tests PCIe 6.0 on high-end oscilloscope
  • anritsu
    What you need to know about error analysis in PCIe…

Filed Under: Analyzer, Embedded, FAQ, Featured Tagged With: FAQ

Reader Interactions

Leave a Reply Cancel reply

You must be logged in to post a comment.

Primary Sidebar

Featured Contributions

Why engineers need IC ESD and TLP data

Verify, test, and troubleshoot 5G Wi-Fi FWA gateways

How to build and manage a top-notch test team

How to use remote sensing for DC programmable power supplies

The factors of accurate measurements

More Featured Contributions

EE TECH TOOLBOX

“ee
Tech Toolbox: 5G Technology
This Tech Toolbox covers the basics of 5G technology plus a story about how engineers designed and built a prototype DSL router mostly from old cellphone parts. Download this first 5G/wired/wireless communications Tech Toolbox to learn more!

EE TRAINING CENTER

EE Learning Center

EE ENGINEERING TRAINING DAYS

engineering
“test
EXPAND YOUR KNOWLEDGE AND STAY CONNECTED
Get the latest info on technologies, tools and strategies for EE professionals.
“bills

RSS Current EDABoard.com discussions

  • Identification of a 6 pin smd chip (sto-23-6) marked E2
  • Dynacord enter protect
  • IGBTs without negative gate drive
  • Need suggestions in task NI6363 retrigger (analog trigger)
  • Monte-Carlo simulation error on ADE-XL

RSS Current Electro-Tech-Online.com Discussions

  • Does US electric code allow branching ?
  • Faulty heat air gun (dc motor) - problem to locate fault due to Intermittent fault
  • Fun with AI and swordfish basic
  • Sump pit water alarm - Kicad 9
  • turbo jet fan - feedback appreciated.
Search Millions of Parts from Thousands of Suppliers.

Search Now!
design fast globle

Footer

EE World Online Network

  • 5G Technology World
  • EE World Online
  • Engineers Garage
  • Analog IC Tips
  • Battery Power Tips
  • Connector Tips
  • DesignFast
  • EDA Board Forums
  • Electro Tech Online Forums
  • EV Engineering
  • Microcontroller Tips
  • Power Electronic Tips
  • Sensor Tips

Test & Measurement Tips

  • Subscribe to our newsletter
  • Advertise with us
  • Contact us
  • About us

Copyright © 2025 · WTWH Media LLC and its licensors. All rights reserved.
The material on this site may not be reproduced, distributed, transmitted, cached or otherwise used, except with the prior written permission of WTWH Media.

Privacy Policy